

Soutenance de thèse
Université Claude Bernard Lyon 1

Modèles formels des circuits intégrés pour la vérification électrique au niveau transistor

Oussama Oulkaid




21 novembre 2025

Devant le jury composé de


Emmanuelle Encrenaz	Professeure	Sorbonne Université	LIP6	Rapporteure
Katell Morin-Allory	Professeure	Grenoble INP	TIMA	Rapporteure
Arnaud Virazel	Professeur	Université de Montpellier	LIRMM	Examinateur
Lars Hedrich	Professeur	Goethe-Universität	Institut für Informatik	Examinateur
Xavier Urbain	Professeur	Université Claude Bernard Lyon 1	LIRIS	Président du jury
Matthieu Moy	Maître de Conférences	Université Claude Bernard Lyon 1	LIP	Directeur de thèse
Pascal Raymond	Chargé de Recherche	CNRS	Verimag	Co-encadrant de thèse
Bruno Ferres	Maître de Conférences	Université Grenoble Alpes	Verimag	Co-encadrant de thèse
Mehdi Khosravian	Ingénieur de Recherche	Aniah		Co-encadrant de thèse

Errors in the Hardware




Credit: Andrew Huang (2007)

Electrostatic discharge




Credit: Andrew Huang (2007)

Electrostatic discharge



Credit: Andrew Huang (2007)


Electrical overstress




Credit: Ed Hare (2020)

Where do errors come from?


Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?




Where do errors come from?



Where do errors come from?



Where do errors come from?




Part 1 of 5


Understanding Transistors and Electrical Errors

Transistor level, the basics


Transistor level, the basics





Transistor level, the basics





Transistor level, the basics






Transistor level, the basics






Transistor level, the basics






Transistor level, the basics







Transistor level, the basics







Transistor level, the basics




Transistor level, the basics




Transistor level, the basics




The inverter circuit



The inverter circuit




The inverter circuit



inverter.cdl

```
.subckt inverter A Z supply ground
M1 Z A supply supply PMOS ...
M2 Z A ground ground NMOS ...
.ends
```


The inverter circuit



inverter.cdl

```
.subckt inverter A Z supply ground
M1 Z A supply supply PMOS ...
M2 Z A ground ground NMOS ...
.ends
```


The inverter circuit




inverter.cdl

```
.subckt inverter A Z supply ground
M1 Z A supply supply PMOS ...
M2 Z A ground ground NMOS ...
.ends
```

Electrical simulation




The inverter circuit




inverter.cdl

```
.subckt inverter A Z supply ground
M1 Z A supply supply PMOS ...
M2 Z A ground ground NMOS ...
.ends
```





Symbolic reasoning on the inverter




Symbolic reasoning on the inverter






Symbolic reasoning on the inverter



Symbolic reasoning on the inverter




Symbolic reasoning on the inverter




Can this happen on a real-life circuit?


A buffer




A buffer, a *buggy* one




A buffer, a *buggy* one




A buffer, a *buggy* one



A buffer, a ~~buggy~~ one fixed



A buffer, a ~~buggy~~ one fixed



How to detect such violation in the first place?

Part 2 of 5

State of the Art in Electrical Rule Checking



**Modeling
techniques
for electrical
rule checking**

Modeling techniques for electrical rule checking

ACM TODAES 2025

A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits

BRUNO FERBES, Univ. Grenoble Alpes, CNRS, Grenoble INP², VERIMAG, 38000 Grenoble, France
OUSSAMA OULKAIID, Université Claude Bernard Lyon 1, CNRS, ENS de Lyon, Iota, LIP, UMR 5668, 69102, Lyon cedex 07, France; Univ. Grenoble Alpes, CNRS, Grenoble INP², VERIMAG, 38000 Grenoble, France; Anjali, Grenoble, France
MATTHIEU MOY, GABRIEL RADANNE, and LUDOVIC HENRIO, CNRS, ENS de Lyon, Institut Université Claude Bernard Lyon 1, LIP, UMR 5668, 69342, Lyon cedex 07, France
PASCAL RAYMOND, Univ. Grenoble Alpes, CNRS, Grenoble INP², VERIMAG, 38000 Grenoble, France
MEHDI KHOSEKAVAN GHADIRLAIEI, Anjali, Grenoble , France

Hardware verification is crucial to ensure the quality of integrated circuits, and prevent costly bugs down the manufacturing flow. Electrical Rule Checking (ERC) is a verification step used to assert that a circuit complies with specific rules. In this survey, we present the state-of-the-art of transistor-level ERC. We provide a global overview of existing ERC techniques at transistor-level, where voltage values are explicit. We propose a new classification method to compare the existing approaches based on their semantic modeling of circuits. This survey precisely describes transistor-level ERC research challenges and existing solutions. We believe it will help structure this research domain by positioning existing approaches with respect to each other. Otherwise, a survey could facilitate technological transfer and this one should help CAD vendors choose the most relevant approaches to integrate in their tools. Finally, we highlight several promising directions to improve the existing solutions.

CCS Concepts: • General and reference → Surveys and overviews; • Verification; • Hardware → Electronic design automation; • Design rule checking


Additional Key Words and Phrases: Electrical Rule Checking, Integrated Circuits, Electro-Static Discharge, Electrical Overstress, Static Verification


ACM Reference Format:


Bruno Ferbes, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, and Mehdi Khossevan Ghadirkolai, 2025. A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits. *ACM Trans. Des. Autom. Electron. Syst.*, 1, Article 1 (January 2025), 39 pages. <https://doi.org/10.1145/318327>


Authors' addresses: Bruno Ferbes, Univ. Grenoble Alpes, CNRS, Grenoble INP², VERIMAG, 38000 Grenoble, France; Unesco Grenoble Grenoble Alpes; Oussama Oulkaid, Université Claude Bernard Lyon 1, CNRS, ENS de Lyon, Iota, LIP, UMR 5668, 69102, Lyon cedex 07, France; Univ. Grenoble Alpes, CNRS, Grenoble INP², VERIMAG, 38000 Grenoble, France; Anjali, Grenoble, France; oussama.oulkaid@inria.fr; Matthieu Moy, matthieu.moy@polytechnique-lyon.fr; Gabriel Radanne, gabriel.radanne@inria.fr; Ludovic Henrio, ludovic.henrio@inria.fr; Pascal Raymond, pascal.raymond@inria.fr; Mehdi Khossevan Ghadirkolai, anjali, Grenoble , France; mehdi.khossevan@anjali.fr


Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.
2025 ACM. This is the peer-reviewed version of the following article: Bruno Ferbes, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, and Mehdi Khossevan Ghadirkolai, 2025. A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits. *ACM Trans. Des. Autom. Electron. Syst.*, 1, Article 1 (January 2025), 39 pages. ACM 10.1145/318327. ACM 10.1145/318327-1-ART. <https://doi.org/10.1145/318327>




















































Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and
a formula $\phi = (a \vee b) \wedge \neg c$


*Is there an assignment of a , b , and c ,
such that ϕ evaluates to \top ?*

Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and
a formula $\phi = (a \vee b) \wedge \neg c$

Is there an assignment of a , b , and c ,
such that ϕ evaluates to \top ?




Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and
a formula $\phi = (a \vee b) \wedge \neg c$

Is there an assignment of a , b , and c ,
such that ϕ evaluates to \top ?




Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and a formula $\phi = (a \vee b) \wedge \neg c$

Is there an assignment of a , b , and c , such that ϕ evaluates to \top ?



SMT

Let $a \in \{\perp, \top\}$, and $x, y \in \mathbb{Q}$, and a formula $\phi = (x + y \leq \frac{1}{2}) \wedge (x < y \vee a)$


Is there an assignment of a , x , and y , such that ϕ evaluates to \top ?

Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and a formula $\phi = (a \vee b) \wedge \neg c$


Is there an assignment of a , b , and c , such that ϕ evaluates to \top ?



SMT

Let $a \in \{\perp, \top\}$, and $x, y \in \mathbb{Q}$, and a formula $\phi = (x + y \leq \frac{1}{2}) \wedge (x < y \vee a)$

Is there an assignment of a , x , and y , such that ϕ evaluates to \top ?




Satisfiability (modulo theories)

SAT

Let $a, b, c \in \{\perp, \top\}$, and a formula $\phi = (a \vee b) \wedge \neg c$


Is there an assignment of a , b , and c , such that ϕ evaluates to \top ?




SMT

Let $a \in \{\perp, \top\}$, and $x, y \in \mathbb{Q}$, and a formula $\phi = (x + y \leq \frac{1}{2}) \wedge (x < y \vee a)$


Is there an assignment of a , x , and y , such that ϕ evaluates to \top ?



My circuit verification framework



My circuit verification framework



DATE 2023

Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory

B. Ferres*, O. Ouhaioud[†], L. Henriss[‡], M. Khosravian G[‡], M. Moy[‡], G. Radanne[‡], P. Raymond[‡]

[‡]Univ Lyon, Ens, UCB, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France.

[†]Univ. Grenoble Alpes, CNRS, Grenoble INP, VERIMAG, 38000 Grenoble, France

Asilah, 38600 Grenoble, France

{beno.ferres, maitheu.moy, ludovic.henriss, gabriel.radanne} @ens-lyon.fr

pascal.raymond@univ-grenoble-alpes.fr, {m.khosravian, o.ouhaioud} @minate.fr

Abstract—We consider the verification of electrical properties of circuits to identify potential violations of electrical design rules, also called Electrical Rule Checking (ERC). We present a general approach based on Satisfiability Modulo Theory (SMT) to verify that the circuit is compliant with the design rules. The main idea of our approach is to be scalable and more precise than existing analyses, like voltage propagation. We applied these techniques to a specific type of errors: the short-circuit errors. The experimental results of this study show that technique is able to flag 31% of the warnings raised by the voltage propagation analysis as being false alarms.

Index Terms—Electrical rule checking, Integrated Circuits, SMT solving

I. ELECTRICAL RULE CHECKING

During hardware design processes, verification of the digital designs is a particularly important task since, unlike software, updates cannot be deployed after manufacturing, meaning that any bug left in the system can induce heavy additional costs. Simulation is a widely used method to verify a hardware design, but it can only prove the presence of bugs, not their absence, and highly depends on the test vectors that are defined by the designer. Formal methods like model-checking can, on the other hand, prove the correctness of a circuit or of any sub-circuit considered. Although theoretically limited by algorithmic complexity or even undecidability, formal methods have successfully been applied in many contexts in practice¹.

In a typical hardware design-flow, verification can happen at multiple stages. Algorithmic properties, such as temporal or logical behavior, can be checked at the highest level of abstraction, or even at C level, before the start of the high-level synthesis. However, some properties can only be considered in the final steps of the design flow, where fewer abstractions are used to describe circuits. For example, when a circuit contains multiple power-domains operating at different voltages, design rules state that a specific circuit — a level-shifter — must be used at the interface between power-domains. Level-shifters are not described at RTL level, since power-supplies are not modeled at all at this level of abstraction. They are introduced later in the design-flow, typically using tools based on the Universal Power Format (UPF). It is a mostly automatic step, but uses user-provided configuration files and possibly user-provided sub-circuits. Therefore, this step may introduce bugs

¹See e.g. the FMC conference series: <https://fmcsaep.org/synopsis/>

in the design. It is important to check the presence of all required level-shifters after this step, hence after the synthesis stage of the flow. More generally, a complete and modern circuit usually contains hand-tuned parts, and it is crucial to check that these parts do comply with the design rules. Such verifications, which is usually referred to as Electrical Rule Checking (ERC) [5], typically operates on transistor netlists. The main idea of our approach is to verify the compliance from the layout of the circuit, and are required for another important verification step, called Layout Versus Schematic analysis. Consequently, ERC approaches generally operate on a transistor netlist, i.e. a description of the circuit using transistors (or other hardware components) connected by nets (i.e. wires).


To verify properties related to power-supplies, a typical first step is called voltage propagation [3], [5], [6]. It computes, for each set of the circuit, which power-supply is potentially connected to the drain of a transistor. It also checks if the transistor's behavior (i.e. considering that the source or the drain of a transistor are connected unconditionally). When the voltage propagation finds a transistor with a gate connected to a supply S_d and a source connected to a supply S_s with neither S_d nor S_s being the ground, and the voltage of S_d is lower than the one of S_s , that transistor is identified as being at the interface between power-domains, and must be protected with a level-shifter. The presence of a level-shifter can be checked by simulation. For example, if the presence of a sub-circuit known to behave as a level-shifter [5], or this transistor can be tagged as potentially problematic and included in some coverage criteria for simulation-based verification. Voltage propagation is relatively simple and identifies all potential problems for several properties, but it is also very imprecise and yields a lot of false alarms.

To perform a more precise analysis, one needs to take into account the fact that the source and drain of a transistor are not described at RTL level, since power-supplies are not modeled at all at this level of abstraction. Therefore, they are introduced later in the design-flow, typically using tools based on the Universal Power Format (UPF). It is a mostly automatic step, but uses user-provided configuration files and possibly user-provided sub-circuits. Therefore, this step may introduce bugs


Part 3 of 5

Switch-based Circuit Semantics

Switch-based circuit semantics



Switch-based circuit semantics




Variables of the SMT formula

$\mathcal{V}: \text{Nets} \rightarrow \text{Voltages}$

$\mathcal{O}_n: \text{Transistors} \rightarrow \{\perp, \top\}$

Switch-based circuit semantics




Variables of the SMT formula

\mathcal{V} : Nets \rightarrow Voltages

\mathcal{O}_n : Transistors $\rightarrow \{\perp, \top\}$

Switch-based circuit semantics




Variables of the SMT formula

$\mathcal{V}: \text{Nets} \longrightarrow \text{Voltages}$

$\mathcal{O}_n: \text{Transistors} \longrightarrow \{\perp, \top\}$

Switch-based circuit semantics




Variables of the SMT formula

$\mathcal{V}: \text{Nets} \rightarrow \text{Voltages}$

$\mathcal{O}_n: \text{Transistors} \rightarrow \{\perp, \top\}$

Switch-based circuit semantics




Variables of the SMT formula

\mathcal{V} : Nets \rightarrow Voltages


\mathcal{O}_n : Transistors $\rightarrow \{\perp, \top\}$

Goal Define constraints on variables \mathcal{V} and \mathcal{O}_n

Switch-based circuit semantics



Switch-based circuit semantics




Transistor states

for pMOS devices:

$$On(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right)$$

Switch-based circuit semantics




Transistor states

for pMOS devices:

$$On(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right) \left(\mathcal{R}_{On}^{\text{pMOS}} \right)$$

Switch-based circuit semantics




Transistor states

for pMOS devices:

$$\mathcal{O}_n(M1) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(A) < \mathcal{V}(VDD) - V_{th} \\ \vee \quad \mathcal{V}(A) < \mathcal{V}(Z) - V_{th} \end{array} \right) \quad (\mathcal{R}_{\mathcal{O}_n}^{\text{pMOS}})$$

Switch-based circuit semantics




Transistor states

for pMOS devices:

$$On(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right) \left(\mathcal{R}_{On}^{\text{pMOS}} \right)$$

Switch-based circuit semantics



Transistor states


for **p**MOS devices:

$$\mathcal{O}n(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}n}^{\text{pMOS}})$$

for **n**MOS devices:

$$\mathcal{O}n(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) > \mathcal{V}(\text{source}) + V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) > \mathcal{V}(\text{drain}) + V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}n}^{\text{nMOS}})$$

Switch-based circuit semantics



Transistor states


for pMOS devices:

$$\mathcal{O}_n(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}_n}^{\text{pMOS}})$$

for nMOS devices:

$$\mathcal{O}_n(M2) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(A) > \mathcal{V}(\text{GND}) + V_{th} \\ \vee \quad \mathcal{V}(A) > \mathcal{V}(Z) + V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}_n}^{\text{nMOS}})$$

Switch-based circuit semantics



Transistor states


for **p**MOS devices:

$$\mathcal{O}n(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) < \mathcal{V}(\text{source}) - V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) < \mathcal{V}(\text{drain}) - V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}n}^{\text{pMOS}})$$


for **n**MOS devices:

$$\mathcal{O}n(\text{device}) \stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{V}(\text{gate}) > \mathcal{V}(\text{source}) + V_{th} \\ \vee \quad \mathcal{V}(\text{gate}) > \mathcal{V}(\text{drain}) + V_{th} \end{array} \right) (\mathcal{R}_{\mathcal{O}n}^{\text{nMOS}})$$

Switch-based circuit semantics



Switch-based circuit semantics




Net neighbors

Net a reaches net b through some device M :

$$\text{NEIGHBORS}(a) = \{a \xrightarrow{M} b, \dots\}$$

Switch-based circuit semantics




Net neighbors

Net a reaches net b through some device M :

$$\text{NEIGHBORS}(a) = \{a \xrightarrow{M} b, \dots\}$$

$$\text{NEIGHBORS}(A) = \emptyset$$

Switch-based circuit semantics



Net neighbors


Net a reaches net b through some device M :

$$\text{NEIGHBORS}(a) = \{a \xrightarrow{M} b, \dots\}$$

$$\text{NEIGHBORS}(A) = \emptyset$$

$$\text{NEIGHBORS}(Z) = \{Z \xrightarrow{M1} VDD, Z \xrightarrow{M2} GND\}$$

Switch-based circuit semantics



Net neighbors


Net a reaches net b through some device M :

$$\text{NEIGHBORS}(a) = \{a \xrightarrow{M} b, \dots\}$$


$$\text{NEIGHBORS}(A) = \emptyset$$

$$\text{NEIGHBORS}(Z) = \{Z \xrightarrow{M1} \text{VDD}, Z \xrightarrow{M2} \text{GND}\}$$

Switch-based circuit semantics



Switch-based circuit semantics



Local voltage constraints


for every net *self*:

current enters *self*

\Leftrightarrow

current leaves *self*

Switch-based circuit semantics



Local voltage constraints


for every net *self*:

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{blue}{M}} n \in \text{NEIGHBORS}(\text{self}),$
current enters *self* via *n*

\Leftrightarrow

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{green}{M'}} n' \in \text{NEIGHBORS}(\text{self}),$
current leaves *self* via *n'*

Switch-based circuit semantics



Local voltage constraints


for every net *self*:

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{blue}{M}} \textcolor{blue}{n} \in \text{NEIGHBORS}(\text{self}),$
 $\text{On}(\textcolor{blue}{M}) \wedge (\mathcal{V}(\text{self}) < \mathcal{V}(\textcolor{blue}{n}))$

\Leftrightarrow

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{blue}{M}'} \textcolor{green}{n}' \in \text{NEIGHBORS}(\text{self}),$
current leaves *self* via *n'*

Switch-based circuit semantics



Local voltage constraints


for every net *self*:

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{blue}{M}} \textcolor{blue}{n} \in \text{NEIGHBORS}(\textcolor{red}{self}),$
 $\mathcal{O}n(\textcolor{blue}{M}) \wedge (\mathcal{V}(\textcolor{red}{self}) < \mathcal{V}(\textcolor{blue}{n}))$

\Leftrightarrow

$\exists \text{ } \textcolor{red}{self} \xrightarrow{\textcolor{blue}{M}'} \textcolor{green}{n}' \in \text{NEIGHBORS}(\textcolor{red}{self}),$
 $\mathcal{O}n(\textcolor{blue}{M}') \wedge (\mathcal{V}(\textcolor{green}{n}') < \mathcal{V}(\textcolor{red}{self}))$

Switch-based circuit semantics



Local voltage constraints


for every net *self*:

$$\bigvee_{\substack{\text{self} \xrightarrow{M} n \\ \in \text{NEIGHBORS}(\text{self})}} \mathcal{O}_n(M) \wedge (\mathcal{V}(\text{self}) < \mathcal{V}(n))$$

\Leftrightarrow

$$\exists \text{self} \xrightarrow{M'} n' \in \text{NEIGHBORS}(\text{self}), \mathcal{O}_n(M') \wedge (\mathcal{V}(n') < \mathcal{V}(\text{self}))$$

Switch-based circuit semantics




Local voltage constraints

for every net *self*:

$$\begin{aligned} & \bigvee_{\substack{\text{self} \xrightarrow{M} n \\ \in \text{NEIGHBORS}(\text{self})}} \mathcal{O}_n(M) \wedge (\mathcal{V}(\text{self}) < \mathcal{V}(n)) \\ \Leftrightarrow & \bigvee_{\substack{\text{self} \xrightarrow{M'} n' \\ \in \text{NEIGHBORS}(\text{self})}} \mathcal{O}_n(M') \wedge (\mathcal{V}(n') < \mathcal{V}(\text{self})) \end{aligned}$$

Switch-based circuit semantics




Local voltage constraints

for every net *self*:

$$\begin{aligned} & \bigvee_{\substack{\text{self} \xrightarrow{M} n \\ \in \text{NEIGHBORS}(\text{self})}} \mathcal{O}_n(M) \wedge (\mathcal{V}(\text{self}) < \mathcal{V}(n)) \\ \Leftrightarrow & \bigvee_{\substack{\text{self} \xrightarrow{M'} n' \\ \in \text{NEIGHBORS}(\text{self})}} \mathcal{O}_n(M') \wedge (\mathcal{V}(n') < \mathcal{V}(\text{self})) \end{aligned}$$

$(\mathcal{R}_{\text{local voltage}})$

Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{\substack{\text{local} \\ \text{voltage}}}$ is satisfied with


$$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$$

$$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$$

Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{local_voltage}$ is satisfied with


$$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$$

$$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$$

Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{local voltage}$ is satisfied with

$$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$$


$$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$$

T

Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{\substack{\text{local} \\ \text{voltage}}}$ is satisfied with

$$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$$


$$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$$

T

Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{local voltage}$ is satisfied with

$$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$$

$$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$$


$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$$

$$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$$

T

T


Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{\substack{\text{local} \\ \text{voltage}}}$ is satisfied with

$\mathcal{O}n(M1) \wedge \neg \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$	T
$\neg \mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$	T
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$	
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$	


Switch-based circuit semantics



for net Z,
 $\mathcal{R}_{local voltage}$ is satisfied with

$\mathcal{O}n(M1) \wedge \neg \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$	T
$\neg \mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$	T
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$	T
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$	


Switch-based circuit semantics



for net Z ,
 $\mathcal{R}_{\substack{\text{local} \\ \text{voltage}}}$ is satisfied with

$\mathcal{O}n(M1) \wedge \neg\mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$	T
$\neg\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$	T
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$	T
$\mathcal{O}n(M1) \wedge \mathcal{O}n(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$	

Switch-based circuit semantics



for net Z,
 $\mathcal{R}_{\substack{\text{local} \\ \text{voltage}}}$ is satisfied with

$On(M1) \wedge \neg On(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(VDD)$	T
$\neg On(M1) \wedge On(M2) \wedge \mathcal{V}(Z) = \mathcal{V}(GND)$	T
$On(M1) \wedge On(M2) \wedge \mathcal{V}(GND) < \mathcal{V}(Z) < \mathcal{V}(VDD)$	T
$On(M1) \wedge On(M2) \wedge \mathcal{V}(VDD) < \mathcal{V}(Z) < \mathcal{V}(GND)$	⊥

Switch-based circuit semantics

$$\begin{aligned}\mathcal{S}^t &\stackrel{\text{def}}{=} \mathcal{R}_{\mathcal{O}n}^{\text{pMOS}} \\ &\wedge \mathcal{R}_{\mathcal{O}n}^{\text{nMOS}} \\ &\wedge \mathcal{R}_{\substack{\text{local} \\ \text{voltage}}} \\ &\wedge \mathcal{R}_{\text{supplies}} \\ &\wedge \mathcal{R}_{\text{inputs}} \\ &\wedge \dots\end{aligned}$$

Switch-based circuit semantics

$$\begin{aligned}\mathcal{S}^t &\stackrel{\text{def}}{=} \left(\begin{array}{l} \mathcal{R}_{On}^{\text{pMOS}} \\ \mathcal{R}_{On}^{\text{nMOS}} \end{array} \right) \text{devices} \\ &\wedge \mathcal{R}_{\substack{\text{local} \\ \text{voltage}}} \\ &\wedge \mathcal{R}_{\text{supplies}} \\ &\wedge \mathcal{R}_{\text{inputs}} \\ &\wedge \dots\end{aligned}$$

Switch-based circuit semantics


$$\begin{aligned}\mathcal{S}^t &\stackrel{\text{def}}{=} \boxed{\mathcal{R}_{\mathcal{O}n}^{\text{pMOS}} \quad \mathcal{R}_{\mathcal{O}n}^{\text{nMOS}}} \text{ devices} \\ &\wedge \boxed{\mathcal{R}_{\text{local voltage}}} \text{ nets} \\ &\wedge \mathcal{R}_{\text{supplies}} \\ &\wedge \mathcal{R}_{\text{inputs}} \\ &\wedge \dots\end{aligned}$$

Switch-based circuit semantics


$$\mathcal{S}^t \stackrel{\text{def}}{=} \begin{array}{l} \boxed{\mathcal{R}_{On}^{\text{pMOS}}} \\ \wedge \quad \boxed{\mathcal{R}_{On}^{\text{nMOS}}} \quad \text{devices} \\ \wedge \quad \boxed{\mathcal{R}_{local voltage}} \quad \text{nets} \\ \wedge \quad \boxed{\mathcal{R}_{supplies}} \\ \wedge \quad \boxed{\mathcal{R}_{inputs}} \quad \text{environment} \\ \wedge \quad \dots \end{array}$$

Switch-based circuit semantics


$$\mathcal{S}^t \stackrel{\text{def}}{=} \begin{array}{l} \wedge \boxed{\mathcal{R}_{On}^{\text{pMOS}}} \\ \wedge \boxed{\mathcal{R}_{On}^{\text{nMOS}}} \end{array} \text{devices} \\ \wedge \boxed{\mathcal{R}_{local voltage}} \text{nets} \\ \wedge \boxed{\mathcal{R}_{supplies}} \\ \wedge \boxed{\mathcal{R}_{inputs}} \text{environment} \\ \wedge \dots \end{array}$$




Switch-based circuit semantics



Switch-based circuit semantics



Switch-based circuit semantics



DATE 2024

A Transistor Level Relational Semantics for
Electrical Rule Checking by SMT Solving

Oussama Oulkaid^{1,2}*, Bruno Ferre³*, Matthieu Moy¹*, Pascal Raymond¹*, Mehdi Khosravian⁴*,

Ludovic Henrion³*, Gabriel Radanne³*,


¹Univ. Lyon, EasiL, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France

²Univ. Grenoble Alpes, CNRS, Grenoble INP*, VERIMAG, 38000 Grenoble, France


*Ariane, 38000 Grenoble, France

Case study: missing level-shifter (MLS)


Case study: missing level-shifter (MLS)



Case study: missing level-shifter (MLS)




Case study: missing level-shifter (MLS)



$$\begin{aligned} \text{Error}_{\text{MLS}}(\mathcal{M}) &\stackrel{\text{def}}{=} \mathcal{O}_n(\mathcal{M}) \\ &\wedge \mathcal{V}(g) < \mathcal{V}(s) \\ &\wedge \mathcal{V}(g) \neq 0\text{ V} \\ &\wedge \mathcal{V}(s) \neq \mathcal{V}(d) \end{aligned}$$

Case study: missing level-shifter (MLS)




$$\begin{aligned} \text{Error}_{\text{MLS}}(\mathcal{M}) &\stackrel{\text{def}}{=} \mathcal{O}_n(\mathcal{M}) \\ &\wedge \mathcal{V}(g) < \mathcal{V}(s) \\ &\wedge \mathcal{V}(g) \neq 0 \text{ V} \\ &\wedge \mathcal{V}(s) \neq \mathcal{V}(d) \end{aligned}$$




ADC

Analog-to-digital converter
197 unique subcircuits
20 distinct power supplies
22 598 suspect devices to analyze

Case study: missing level-shifter (MLS)



$$\text{Error}_{\text{MLS}}(\mathcal{M}) \stackrel{\text{def}}{=} \mathcal{O}n(\mathcal{M}) \wedge \mathcal{V}(g) < \mathcal{V}(s) \wedge \mathcal{V}(g) \neq 0 \text{ V} \wedge \mathcal{V}(s) \neq \mathcal{V}(d)$$



Analog-to-digital converter
197 unique subcircuits
20 distinct power supplies
22 598 suspect devices to analyze

Task




analyze a set of suspect
transistors against MLS

Case study: missing level-shifter (MLS)

- ⚠ 10 277 suspects classified as erroneous
- ✓ 12 321 suspects classified as not erroneous


Case study: missing level-shifter (MLS)

- ⚠ 10 277 suspects classified as erroneous
- ✓ 12 321 suspects classified as not erroneous



Case study: missing level-shifter (MLS)

- ⚠ 10 277 suspects classified as erroneous
- ✓ 12 321 suspects classified as not erroneous




Very efficient for analyzing small-to-medium circuit cells

Case study: missing level-shifter (MLS)

⚠ 10 277 suspects classified as erroneous

✓ 12 321 suspects classified as not erroneous


Part of Aniah
ONECHECK



Very efficient for analyzing small-to-medium circuit cells


Case study: electrical overstress (EOS)

Case study: electrical overstress (EOS)




Credit: Ed Hare (2020)

Case study: electrical overstress (EOS)



Is there a too
low/high voltage
applied on M?


Case study: electrical overstress (EOS)




Is there a too
low/high voltage
applied on M?

$$\mathcal{E}rror_{EOS}(M) \stackrel{\text{def}}{=} \mathcal{V}_{gs}(M) \notin \text{ALLOWEDINTERVAL}(M) \vee \mathcal{V}_{gd}(M) \notin \text{ALLOWEDINTERVAL}(M)$$

Case study: electrical overstress (EOS)




$$\mathcal{E}rror_{EOS}(M) \stackrel{\text{def}}{=} \mathcal{V}_{gs}(M) \notin \text{ALLOWEDINTERVAL}(M) \vee \mathcal{V}_{gd}(M) \notin \text{ALLOWEDINTERVAL}(M)$$




RF

Radio frequency circuitry
549 unique subcircuits
11 distinct power supplies
3144 transistors analyzed

Case study: electrical overstress (EOS)



$$\mathcal{E}rror_{EOS}(M) \stackrel{\text{def}}{=} \mathcal{V}_{gs}(M) \notin \text{ALLOWEDINTERVAL}(M) \vee \mathcal{V}_{gd}(M) \notin \text{ALLOWEDINTERVAL}(M)$$



Radio frequency circuitry
549 unique subcircuits
11 distinct power supplies
3144 transistors analyzed

Task
enum
erate
erroneous
de
vices
in
ea
ch
sub
circuit

Case study: electrical overstress (EOS)


⚠ 2956 errors found

✓ 188 devices classified as not erroneous

Case study: electrical overstress (EOS)

⚠ 2956 errors found


✓ 188 devices classified as not erroneous



Case study: electrical overstress (EOS)

⚠ 2956 errors found


✓ 188 devices classified as not erroneous



Case study: electrical overstress (EOS)

⚠ 2956 errors found

✓ 188 devices classified as not erroneous



A simpler switch-based semantics variant?

A simpler switch-based semantics variant?

for each **n**MOS device M:

$$\mathcal{O}_n(M) \stackrel{\text{def}}{=} \mathcal{V}_g(M) > \mathcal{V}_s(M) + V_{th} \\ \vee \mathcal{V}_g(M) > \mathcal{V}_d(M) + V_{th}$$

Semantics \mathcal{S}^t

A simpler switch-based semantics variant?

for each **n**MOS device M :

$$\begin{aligned}\mathcal{O}_n(M) &\stackrel{\text{def}}{=} \mathcal{V}_g(M) > \mathcal{V}_s(M) + V_{th} \\ &\vee \mathcal{V}_g(M) > \mathcal{V}_d(M) + V_{th}\end{aligned}$$

Semantics \mathcal{S}^t

$$\xrightarrow{V_{th} = 0}$$

$$\begin{aligned}\mathcal{O}_n(M) &\stackrel{\text{def}}{=} \mathcal{V}_g(M) > \mathcal{V}_s(M) \\ &\vee \mathcal{V}_g(M) > \mathcal{V}_d(M)\end{aligned}$$

Semantics \mathcal{S}^s

A simpler switch-based semantics variant?



for each **n**MOS device M:

$$\begin{aligned}\mathcal{O}_n(M) \stackrel{\text{def}}{=} & \mathcal{V}_g(M) > \mathcal{V}_s(M) + V_{th} \\ \vee \mathcal{V}_g(M) > \mathcal{V}_d(M) + V_{th}\end{aligned}$$

Semantics \mathcal{S}^t

$$\begin{aligned}\mathcal{O}_n(M) \stackrel{\text{def}}{=} & \mathcal{V}_g(M) > \mathcal{V}_s(M) \\ \vee \mathcal{V}_g(M) > \mathcal{V}_d(M)\end{aligned}$$

Semantics \mathcal{S}^s



\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s

\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251


70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s

\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s



\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation


missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s

electrical overstress

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	2956
⚠	✓	0
✓	⚠	0
✓	✓	188




\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter


\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s



electrical overstress

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	2956
⚠	✓	0
✓	⚠	0
✓	✓	188



\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter



\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s

electrical overstress

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	2956
⚠	✓	0
✓	⚠	0
✓	✓	188

In practice, \mathcal{S}^s is neither faster nor sound



\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation

missing level-shifter



\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s

electrical overstress

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	2956
⚠	✓	0
✓	⚠	0
✓	✓	188

In practice, \mathcal{S}^s is neither faster nor sound



\mathcal{S}^t versus \mathcal{S}^s — empirical evaluation


missing level-shifter

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	9623
⚠	✓	70
✓	⚠	654
✓	✓	12251

70 false alarms raised by \mathcal{S}^s
654 possibly errors missed by \mathcal{S}^s

electrical overstress

\mathcal{S}^s	\mathcal{S}^t	count
⚠	⚠	2956
⚠	✓	0
✓	⚠	0
✓	✓	188





Part 4 of 5

Quantitative Circuit Semantics

The problem with \mathcal{S}^t and \mathcal{S}^s



The problem with \mathcal{S}^t and \mathcal{S}^s

nMOS





\mathcal{R}_{local} allows
voltage
an interval of
voltage drop
values

pMOS





The problem with \mathcal{S}^t and \mathcal{S}^s


nMOS



pMOS




\mathcal{R}_{local} allows an interval of voltage drop values





Transistor's regions of operation: I-V characteristics

nMOS




pMOS



Transistor's regions of operation: I-V characteristics



nMOS



Cut-off


$$I_{sd}(M) = 0$$

pMOS



Transistor's regions of operation: I-V characteristics



nMOS



Saturation


$$I_{sd}(M) = K_p \frac{W}{L} (1 + \lambda V_{ds}(M)) \times (V_{ds}(M) - V_{th})^2$$

pMOS





Transistor's regions of operation: I-V characteristics

nMOS




Linear

pMOS





Transistor's regions of operation: I-V characteristics

nMOS





pMOS




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS





approximation




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS





approximation




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS





approximation




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS





approximation




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS





approximation




Transistor's regions of operation: I-V characteristics



nMOS




approximation



pMOS



approximation



Quantitative semantics rules


Quantitative semantics rules

$$\bigwedge_{M \in \mathbf{Transistors}} \left(\begin{array}{l} \text{Cut}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Sat}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Lin}_M(\mathcal{V}, \mathcal{I}) \end{array} \right) \quad (\mathcal{R}_{regions})$$

Quantitative semantics rules

$$\bigwedge_{M \in \text{Transistors}} \left(\begin{array}{l} \vee \quad \text{Cut}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Sat}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Lin}_M(\mathcal{V}, \mathcal{I}) \end{array} \right) \quad (\mathcal{R}_{regions})$$


$$\bigwedge_{n \in \text{Nets}} \left(\sum_{\substack{n \xrightarrow{M} p \\ \in \text{NEIGHBORS}(n)}} \mathcal{I}(n \xrightarrow{M} p) = 0 \right) \quad (\mathcal{R}_{Kirchhoff})$$



Quantitative semantics rules

$$\bigwedge_{M \in \text{Transistors}} \left(\begin{array}{l} \vee \quad \text{Cut}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Sat}_M(\mathcal{V}, \mathcal{I}) \\ \vee \quad \text{Lin}_M(\mathcal{V}, \mathcal{I}) \end{array} \right) \quad (\mathcal{R}_{regions})$$

$$\bigwedge_{n \in \text{Nets}} \left(\sum_{\substack{n \xrightarrow{M} p \\ \in \text{NEIGHBORS}(n)}} \mathcal{I}(n \xrightarrow{M} p) = 0 \right) \quad (\mathcal{R}_{Kirchhoff})$$



$$\mathcal{I}_1 + \mathcal{I}_2 + \mathcal{I}_3 = 0$$

Quantitative circuit semantics

Quantitative circuit semantics

$$\begin{aligned}\mathcal{S}^q &\stackrel{\text{def}}{=} \mathcal{R}_{regions} \\ &\wedge \mathcal{R}_{Kirchhoff} \\ &\wedge \mathcal{R}_{supplies} \\ &\wedge \mathcal{R}_{inputs} \\ &\wedge \dots\end{aligned}$$

Quantitative circuit semantics

$$\mathcal{S}^q \stackrel{\text{def}}{=} \boxed{\mathcal{R}_{regions}} \text{ devices} \wedge \mathcal{R}_{Kirchhoff} \wedge \mathcal{R}_{supplies} \wedge \mathcal{R}_{inputs} \wedge \dots$$

Quantitative circuit semantics


$$\begin{aligned}\mathcal{S}^q &\stackrel{\text{def}}{=} \boxed{\mathcal{R}_{regions}} \text{ devices} \\ &\wedge \boxed{\mathcal{R}_{Kirchhoff}} \text{ nets} \\ &\wedge \mathcal{R}_{supplies} \\ &\wedge \mathcal{R}_{inputs} \\ &\wedge \dots\end{aligned}$$

Quantitative circuit semantics


$$\mathcal{S}^q \stackrel{\text{def}}{=} \begin{array}{l} \boxed{\mathcal{R}_{regions}} \text{ devices} \\ \wedge \boxed{\mathcal{R}_{Kirchhoff}} \text{ nets} \\ \wedge \boxed{\mathcal{R}_{supplies}} \text{ environment} \\ \wedge \boxed{\mathcal{R}_{inputs}} \\ \wedge \dots \end{array}$$

Quantitative circuit semantics

$$\mathcal{S}^q \stackrel{\text{def}}{=} \begin{array}{l} \boxed{\mathcal{R}_{regions}} \text{ devices} \\ \wedge \boxed{\mathcal{R}_{Kirchhoff}} \text{ nets} \\ \wedge \boxed{\mathcal{R}_{supplies}} \text{ environment} \\ \wedge \boxed{\mathcal{R}_{inputs}} \\ \wedge \dots \end{array}$$



Quantitative circuit semantics



Quantitative circuit semantics

$\mathcal{S}^q \stackrel{\text{def}}{=} \mathcal{R}_{\text{regions}} \text{ devices} \wedge \mathcal{R}_{\text{Kirchhoff}} \text{ nets} \wedge \mathcal{R}_{\text{supplies}} \text{ environment} \wedge \mathcal{R}_{\text{inputs}} \wedge \dots$

IEEE TCAD 2025


Modeling Techniques for the Formal Verification
of Integrated Circuits at Transistor-Level:
Performance Versus Precision Tradeoffs

Oussama Oulkaïd^{1,4} , Bruno Ferre² , Mathieu Moy³ , Pascal Raymond⁴ , Mehdi Khosravian⁵ 

¹Univ. Lyon, INSA, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France

²Univ. Grenoble Alpes, CNRS, Grenoble INP⁶, VERIMAG, 38000 Grenoble, France

³Anaith, 38000 Grenoble, France





Abstract—The behavior of any electronic system can be traced back to how its constituting components physically interact with each other. Such low-level interactions explain how specific states of a given circuit are physically possible. Some circuit states can be erroneous, e.g., applying a voltage stress greater than what the circuit design can tolerate. Formal verification tools can know whether such errors can happen on a given circuit, so that required corrections can be made. Identifying errors requires



executions can cover a representative subset. Formal methods, on the other hand, can explore an abstraction of the state-space more exhaustively. To ensure soundness, one therefore needs to consider conservative assumptions about the circuit behavior. However, the more coarse the modeling used in a verification tool is, the more the rate of false alarms the tool reports is likely to be high. False alarms can only be avoided by being

Semantics comparison: case of the inverter



Semantics comparison: case of the inverter





Semantics comparison: case of the inverter





Semantics comparison: case of the inverter



Semantics comparison: case of the inverter




Semantics comparison: case of the inverter




Formal comparisons of semantics

Formal comparisons of semantics



Formal comparisons of semantics



$$\forall \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models \mathcal{S}^q \Rightarrow \mathcal{V} \models \mathcal{S}^t$$

$$\exists \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models (\mathcal{S}^t \wedge \neg \mathcal{S}^q)$$


$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^t)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^t \wedge \neg \mathcal{S}^s)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^q)$$


$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^q \wedge \neg \mathcal{S}^s)$$

Formal comparisons of semantics



- ▶ $\forall \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models \mathcal{S}^q \Rightarrow \mathcal{V} \models \mathcal{S}^t$
- $\exists \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models (\mathcal{S}^t \wedge \neg \mathcal{S}^q)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^t)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^t \wedge \neg \mathcal{S}^s)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^q)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^q \wedge \neg \mathcal{S}^s)$


Formal comparisons of semantics



$$\forall \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models \mathcal{S}^q \Rightarrow \mathcal{V} \models \mathcal{S}^t$$

- $\exists \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models (\mathcal{S}^t \wedge \neg \mathcal{S}^q)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^t)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^t \wedge \neg \mathcal{S}^s)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^q)$
- $\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^q \wedge \neg \mathcal{S}^s)$

Formal comparisons of semantics



$$\forall \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models \mathcal{S}^q \Rightarrow \mathcal{V} \models \mathcal{S}^t$$

$$\exists \mathcal{V}, \forall \mathcal{I}, (\mathcal{V}, \mathcal{I}) \models (\mathcal{S}^t \wedge \neg \mathcal{S}^q)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^t)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^t \wedge \neg \mathcal{S}^s)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^s \wedge \neg \mathcal{S}^q)$$

$$\exists \mathcal{V}, \mathcal{V} \models (\mathcal{S}^q \wedge \neg \mathcal{S}^s)$$

IEEE TCAD 2025

Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs

Oussama Oukaid^{1,4} Bruno Ferre² Matthieu Moy³ Pascal Raymond² Mehdi Khosravian⁴

¹Univ. Lyon, Ens., UCB, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France

²Univ. Grenoble Alpes, CNRS, Grenoble INP*, VERIMAG, 38000 Grenoble, France

³Aniah, 38000 Grenoble, France

Abstract—The behavior of any electronic system can be traced back to how its constituting components physically interact with each other. Such low-level interactions explain how specific states of a given circuit are physically possible. Some circuit states can be considered as erroneous, and it is important to know what some device can tolerate. It is of particular importance to know whether such errors can happen on a given circuit, so that required corrections can be made. Identifying errors requires some circuit modeling that can be used to explore the state space of the given circuit model (which may be finite or not at all finite). In this work, we show the limitations of classical verification techniques, and propose a new approach based on formal methods to overcome them. We propose new circuit semantics for transistor-level descriptions: (1) introducing more precise semantics, we then demonstrate their usage in one verification framework—which makes use of a satisfiability modulo theories (SMT) solver— to verify specific electrical properties of circuits, and (2) we address the problem of the search for circuit transistors that are subject to electrical overstress (EOS). We draw interesting conclusions by comparing the presented circuit semantics, both formally and via experimental benchmarks.

Index Terms—Electrical overstress (EOS), Electrical rule checking (ERC), Formal verification, Integrated circuits, Satisfiability modulo theories (SMT) solving

I. INTRODUCTION

VERIFICATION is an essential phase in the design flow of integrated circuits. It represents 50–60 % of the entire project time [1]. Albeit existing verification techniques are numerous, new Application Specific Integrated Circuit (ASIC) designs are still subject to logical and functional flaws, among which 60 % are caused by design errors [2]. The ideal verification flow is both sound (i.e., never misses an actual error) and scalable. However, in practice, it is very hard to achieve both properties, which leads to many design errors only being discovered after tape-out. Unsoundness in a verification tool is due, in practice, to either (1) wrong hypotheses about the circuit behavior, which lead to some circuit states not being captured in the abstract modeling of the circuit [3], or (2) not considering the full circuit's state-space (which can be very large, or even infinite if we consider continuous intervals of possible voltages). In practice, the concrete state-space of a non-trivial circuit cannot be covered enumeratively, but concrete

¹Institute of Engineering Univ. Grenoble Alpes
Accepted for publication at IEEE TCAD in September, 2025.

executions can cover a representative subset. Formal methods, on the other hand, can explore an abstraction of the state-space more exhaustively. To ensure soundness, one therefore needs to consider conservative assumptions about the circuit behavior. However, the more coarse the modeling used in a verification tool is, the more the rate of false alarms the tool reports is likely to be high. False alarms can only be avoided by being more precise. Yet, precise techniques (e.g., simulation) fail to scale to large designs. It is hence difficult to find a good performance/precision trade-off.

In this work, we focus on formally defining *rules* to generate abstract circuit modelings, with the intent of being sound. We propose two new circuit semantics, which are respectively (1) more precise about electrical properties of circuits and (2) more efficient, each, at reasoning about the properties of circuits for a given level of modeling granularity. We recall the switch-based modeling initially introduced in [4], and we propose enhancements to their semantics. We also propose new quantitative semantics to address limitations that were identified with switch-based semantics in some of the considered use-cases. Finally, we study the usability of each of the presented approaches, and conduct experiments on real-life circuits, namely, for the detection of electrical overstress (EOS) errors.

The paper is organized as follows: Section II presents some background on circuit behavior and the notation used throughout the paper. Section III shows the positioning of this work with respect to related work. Section IV then presents existing modeling techniques and introduces new ones. Section V completes all semantics formally and informally. A demonstration of the use of our semantics-based analyses in tackling the problem of the verification of electrical overstress is presented in Section VI. The demonstration is backed by an experimental evaluation of the approach, conducted on an industrial circuits database. Finally, the paper is concluded with a summary and discussion of future work (Section VII).

II. CIRCUITS: NOTATION AND BEHAVIOR

A. Background and notation

A circuit description (or *netlist*—i.e., the set of devices the circuit is made of, and how they are interconnected) is structural information which alone does not say much about how the circuit behaves. It is only in the presence of some environment configuration (e.g., power supplies and

\mathcal{S}^q versus \mathcal{S}^t : missing level-shifter

\mathcal{S}^t	\mathcal{S}^q	count
⚠	⚠	7889
⚠	✓	2388
✓	⚠	0
✓	✓	12321

\mathcal{S}^q versus \mathcal{S}^t : missing level-shifter


\mathcal{S}^t	\mathcal{S}^q	count
⚠	⚠	7889
⚠	✓	2388
✓	⚠	0
✓	✓	12321

errors refuted by \mathcal{S}^q

\mathcal{S}^q versus \mathcal{S}^t : missing level-shifter

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	7889
⚠️	✓	2388
✓	⚠️	0
✓	✓	12321



errors refuted by \mathcal{S}^q
expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$



\mathcal{S}^q versus \mathcal{S}^t : missing level-shifter

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	7889
⚠️	✓	2388
✓	⚠️	0
✓	✓	12321


errors refuted by \mathcal{S}^q
expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$




\mathcal{S}^q versus \mathcal{S}^t : missing level-shifter

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	7889
⚠️	✓	2388
✓	⚠️	0
✓	✓	12321

errors refuted by \mathcal{S}^q
expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$



\mathcal{S}^q globally slower



\mathcal{S}^q versus \mathcal{S}^t : electrical overstress


\mathcal{S}^t	\mathcal{S}^q	count
⚠	⚠	2804
⚠	✓	152
✓	⚠	0
✓	✓	188

\mathcal{S}^q versus \mathcal{S}^t : electrical overstress

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	2804
⚠️	✓	152
✓	⚠️	0
✓	✓	188

errors refuted by \mathcal{S}^q



expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$



\mathcal{S}^q versus \mathcal{S}^t : electrical overstress

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	2804
⚠️	✓	152
✓	⚠️	0
✓	✓	188


errors refuted by \mathcal{S}^q
expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$




\mathcal{S}^q versus \mathcal{S}^t : electrical overstress

\mathcal{S}^t	\mathcal{S}^q	count
⚠️	⚠️	2804
⚠️	✓	152
✓	⚠️	0
✓	✓	188

errors refuted by \mathcal{S}^q
expected, since $\mathcal{S}^q \subseteq \mathcal{S}^t$



\mathcal{S}^q promising to reduce false positives rate
at the cost of performance



Semantics \mathcal{S}^s , \mathcal{S}^t and \mathcal{S}^q are used to identify errors

Semantics \mathcal{S}^s , \mathcal{S}^t and \mathcal{S}^q are used to identify errors

Designers fix the circuit . . .

That is not the end of the story

That is not the end of the story

Correct circuits are still faced with aging

Part 5 of 5

Circuit Reliability Analysis

Every circuit will eventually die

Every circuit will eventually die

→ age

Every circuit will eventually die



Every circuit will eventually die




Every circuit will eventually die



Every circuit will eventually die




Every circuit will eventually die





Time-dependent dielectric breakdown (TDDB)



Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)





Time-dependent dielectric breakdown (TDDB)



Time-dependent dielectric breakdown (TDDB)




Time-dependent dielectric breakdown (TDDB)




What is the least reliable circuit state?

What is the least reliable circuit state?



What is the least reliable circuit state?



Submitted
IEEE TCAD 2026

Time-Dependent Dielectric Breakdown
Worst-Steady-State Analysis of Integrated Circuits
using Optimization Modulo Theories

Oussama Oualkaid^{†,‡}, Matthieu Moy[‡], Bruno Ferre[‡], Pascal Raymond[‡], Mehdi Khosravian[‡]
[†]Université Claude Bernard Lyon 1, CNRS, ENS de Lyon, Inria, LIP, UMR 5669, 69342, Lyon cedex 07, France
[‡]Univ. Grenoble Alpes, CNRS, Grenoble INP*, VERIMAG, 38000 Grenoble, France
^{*}Amphi, 38000 Grenoble, France

Abstract—Integrated circuits are subject to aging, which eventually leads to the loss of their functionality. Their lifetime depends on both their conditions of operation, and devices' technological parameters. In this paper, we propose a novel method for the analysis of the lifetime of circuits, with respect to the Time-Dependent Dielectric Breakdown (TDDB) failure mechanism. Using reliability models, we translate the circuit into logical formulas, and we leverage an Optimization Modulo Theories (OMT) solver to yield the circuit state which leads to the fastest aging. This makes it possible to identify the ‘worst state’ of a circuit, i.e., the state that will lead to the fastest aging if the circuit state did not evolve over time. This is of great interest for engineers who want to increase the lifetime of their circuits and protect them against catastrophic events like TDDB. Such goal is formalized as an optimization problem (in terms of the variables of the logic encoding the circuit), which can be solved with the help of optimization features of monitors, like Z3’s νZ OMT engine. We demonstrate the usefulness of our approach on a database of industrial circuits, showing how it can be used to efficiently analyze small-to-mid size circuits (in the order of a hundred transistors).

Index Terms—Formal methods, Integrated circuits, Optimization Modulo Theories (OMT), Reliability, Time-Dependent Dielectric Breakdown (TDDB), Transistor-level analysis

I. INTRODUCTION

When it comes to integrated circuits design, aging is a type of degradation which can negatively impact both lifetime and performances of a circuit [1], [2]. The exact impact of aging depends on the nature of the failure mechanism in circuit. To cope with those failure mechanisms, designers must hence consider various failure mechanisms, to build circuits that are less prone to aging. In this work, we address the Time-Dependent Dielectric Breakdown (TDDB) failure mechanism — also called time-dependent oxide breakdown. The physics behind TDDB may be explained by the creation of defects in the transistor’s oxide film, as a result of long-time application of a high voltage. The accumulation of defects leads to a loss of dielectric properties, which causes permanent structural damage in the silicon oxide film [3].

Modeling the precise physics behind TDDB failures is a well studied problem, and can be summarized with models that compute the evolution of the probability of failure for

each device as a function of circuit age. This function also depends on physical parameters that can directly be obtained from the foundry or may be derived from existing standard models like JEDEC [4] that describes the probability of failure as a Weibull distribution [5]. Moreover, some ways to use the aging model are to either use it to predict the next step take into account the behavior of the circuit before breakdowns [6].

In the literature, the problem of the prediction of a circuit’s lifetime is mainly addressed considering execution traces (typically in simulation) and a physical model, to evaluate the aging of the circuit. These approaches typically reuse and extend Simulation Program with Integrated Circuit Emphasis (SPICE) [6], [7]. The main limitation of SPICE is that it cannot cover continuous intervals of input vectors.

In this work, we reuse a physical failure model (JEDEC), but use a formal, symbolic approach to reason about the behavior of the circuit. We compute the worst case of a circuit with respect to TDDB, i.e., the steady-state of the circuit that makes it age the fastest. Since TDDB depends on circuit state and not on switching activity, we restrict ourselves to the analysis of aging in a given steady-state. We use previously introduced approaches [8], [9] based on circuit semantics to symbolically model the behavior of the circuit.

The main contribution of this paper is to formalize an objective function representing the circuit reliability, expressed in terms of variables of the circuit formula. We then use an Optimization Modulo Theories (OMT) [10] solver — i.e., Satisfiability Modulo Theories (SMT) [11] with a support for optimization capabilities — to find the worst case circuit state showcasing a safe lower bound value of reliability, or to find the lifetime at which a specific reliability is achieved, based on the use-case.

II. OVERVIEW OF THE APPROACH

Given a circuit description (i.e., transistor level netlist) and reliability models of devices, our approach first encodes the circuit into a logic formula \mathcal{S} that is built from circuit semantics as reported in previous work. We introduce two kinds of circuit semantics: (1) switch-based semantics introduced in [8], and (2) quantitative semantics introduced in [9]. We recall these semantics, briefly, in Sections IV-A and IV-B. The

[†]Institute of Engineering Unit, Grenoble Alpes

Defining circuit reliability \mathcal{R} , to minimize

Defining circuit reliability \mathcal{R} , to minimize

$$\mathcal{R} = \prod_{M \in \text{Transistors}} \mathcal{R}_M$$


Defining circuit reliability \mathcal{R} , to minimize

$$\mathcal{R} = \prod_{M \in \text{Transistors}} \mathcal{R}_M$$


↓

Weibull distribution


Defining circuit reliability \mathcal{R} , to minimize




Defining circuit reliability \mathcal{R} , to minimize




Defining circuit reliability \mathcal{R} , to minimize



Defining circuit reliability \mathcal{R} , to minimize




Defining circuit reliability \mathcal{R} , to minimize



\mathcal{R} is hard to minimize (non-linear arithmetics)


Defining circuit reliability \mathcal{R} , to minimize



\mathcal{R} is hard to minimize (non-linear arithmetics)

$$\text{minimize} \left(\prod_M \mathcal{R}_M \right)$$


Defining circuit reliability \mathcal{R} , to minimize



\mathcal{R} is hard to minimize (non-linear arithmetics)

$$\text{minimize} \left(\prod_M \mathcal{R}_M \right) \rightsquigarrow \text{minimize} \left(\sum_M \ln(\mathcal{R}_M) \right)$$

Defining circuit reliability \mathcal{R} , to minimize




\mathcal{R} is hard to minimize (non-linear arithmetic)


$$\text{minimize} \left(\prod_M \mathcal{R}_M \right) \rightsquigarrow \text{minimize} \left(\sum_M \underbrace{\ln(\mathcal{R}_M)}_{\text{still non-linear}} \right)$$

still non-linear



Defining circuit reliability \mathcal{R} , to minimize



Defining circuit reliability \mathcal{R} , to minimize





Defining circuit reliability \mathcal{R} , to minimize



Minimizing circuit reliability: empirical evaluation





Minimizing circuit reliability: empirical evaluation



Minimizing circuit reliability: empirical evaluation




ADC




Minimizing circuit reliability: empirical evaluation







ADC




Minimizing circuit reliability: empirical evaluation




ADC



Minimizing circuit reliability: empirical evaluation





ADC




Very close results

\mathcal{S}^s faster than \mathcal{S}^t






\mathcal{S}^t under-approximates reliability





\mathcal{S}^q (surprisingly) faster than \mathcal{S}^t !










Summary



















Is there a too low/high voltage applied on M?





DATE 2023

Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory

B. Fromet¹, G. Gallard², L. Hawtin³, M. Klossner⁴, P. Guillet⁵, M. May⁶, G. Roederer⁷, H. Rey⁸,
¹ Univ. Lyon, Fac. USC, CNRS, Lyon, F-69362, Lyon Cedex 09, France
² Univ. Grenoble Alpes, CNRS, Grenoble INP, INPG, 38000 Grenoble, France
³ Univ. Grenoble Alpes, France
⁴ Univ. Grenoble Alpes, France
⁵ Univ. Grenoble Alpes, France
⁶ Univ. Grenoble Alpes, France
⁷ Univ. Grenoble Alpes, France
⁸ Univ. Grenoble Alpes, France

DATE 2024

A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving

Guillaume Delafield^{1,2} | **Romeo Horne**³ | **Mathilde May**⁴ | **Pascal Raymond**⁵ | **Mélanie Kleinman**⁶ |
Ludovic Henne⁷ | **Gabriel Radom**⁸
¹Unité Hématologie, CHU de Lyon, Lyon, France | ²UFR de Médecine, Université Claude Bernard Lyon 1, Lyon, France | ³Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France | ⁴Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France | ⁵Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France | ⁶Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France | ⁷Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France | ⁸Unité de Recherche sur les Maladies Hématologiques et Immunologiques, INSERM, Lyon, France

ACM TODAES 2025

A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits

BRUNO FERREZ, Dpto. Geosistemas, CINVEST, Consulado IMP¹, VERACRUZ, 80000;Grenoble, France
OUSSAMA OUKLAÏD, Université Claude Bernard Lyon 1, CNRS, ENS de Lyon, Institut LIP, 69364, LYON.

69622 Lyons-le-Saône 67, France. Univ. Grenoble Alpes, CNRS, Grenoble INP, VERBAC, 38000 Grenoble, France
André Gromaud, Frédéric
MATTHIEU MOY, GABRIEL RADANINE, et LUDDOVIC HENRIO, CNRS, INRA, ERL de Lyon, Inria, Université Claude Bernard Lyon 1, 69364 Villeurbanne 69364, France. Lyons-le-Saône 67, France
PASCAL RAYNAUD, Univ. Grenoble Alpes, CNRS, Grenoble INP, VERBAC, 38000 Grenoble, France
MEHDI KHODRISHANAGHADLOOZADEH, André Gromaud, Frédéric

IEEE TCAD 2025

Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs

Chantal Gobillard¹*, Bruno Frère², Mathieu Moy², Pascal Raymond², Michel Kleinow²
 1. Univ. Lyon, Inst. Ecol. CNRS, INRA, Lyon, LIP 469752, LYON Cedex 07, France
 2. CNRS, Dijon, France, INRA, Dijon, 21045 Dijon, France, INRA, Dijon, 21045 Dijon, France

Submitted IEEE TCAD

Submitted IEEE TCAD 2026

Time-Dependent Dielectric Breakdown Worst-Steady-State Analysis of Integrated Circuits using Optimization Modulo Theories

Octavio Delgado¹                                                                                                      <img

2. **Immaculism** This approach is based on formal semantics to quantitatively model the behavior of the clause. The main characteristic of this approach is that it is able to handle the semantics of the clause in a formal way.










When it comes to integrated circuit design, using a type of optimization that takes into account the reliability and performance of a circuit is [10, 11]. The main impact of aging comes on the nature of the failure that occurs as a result of the aging process. In order to be able to consider various failure mechanisms, to build models that are less prone to aging. In this work, we address the Total Variation Distance (TVD) metric to measure the aging of a circuit [12, 13]. The TVD metric is a well-defined measure of the distance between two discrete probability distributions.









behind T10R may be explained by the creation of stress in the mandible's middle line, as a result of long time application of the orthodontic force. This hypothesis is supported by the fact that the T10R was not observed in the patients with Class II, Division 1 malocclusions.

of a single height. The accumulation of debris leads to a local increase in the height of the terrain which, in turn, causes damage to the entire system [10].

Modeling the terrain physics behind Tsunami is a challenging task. In this paper, we propose a probabilistic model that compare the evolution of the probability of failure for

Given a chaotic description (i.e., a measure level initial and stability model) of its device, one approach that measures the probability of failure is to use the probability of failure in a time interval and in previous time. We use two kinds of chaotic measures: (i) initial chaotic measures introduced in [2], and (ii) quantified chaotic measures introduced in [10]. The result of these measures is shown in Figure 10. The result these measures, briefly in Section IV-A and IV-B. The





Abstract: Dielectric breakdown is an aging effect appearing during the operation of integrated circuits. This paper proposes a formal verification methodology to predict the worst steady-state breakdown probability in the presence of aging. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints.

Abstract: Dielectric breakdown is an aging effect appearing during the operation of integrated circuits. This paper proposes a formal verification methodology to predict the worst steady-state breakdown probability in the presence of aging. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints.

Abstract: Dielectric breakdown is an aging effect appearing during the operation of integrated circuits. This paper proposes a formal verification methodology to predict the worst steady-state breakdown probability in the presence of aging. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints.

Abstract: Dielectric breakdown is an aging effect appearing during the operation of integrated circuits. This paper proposes a formal verification methodology to predict the worst steady-state breakdown probability in the presence of aging. The proposed methodology is based on a formal verification framework called Optimization Modulo Theories (OMT). OMT is a formal verification framework that uses a combination of SMT solvers and optimization solvers to verify the correctness of a circuit's behavior. In OMT, the circuit is represented as a set of constraints, and the verification process is based on solving these constraints.

Thank you for listening!
Questions?

