Since January 2026, I am postdoctoral researcher at CEA.
My current research is targeted at timing analysis of RISC-V processors.
Bofore that, I conducted my
PhD thesis in 2022–2025 at
LIP,
Verimag, and
Aniah,
where I worked on formal electric verification of circuits at transistor level.
Contact
firstname.lastname@cea.fr